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Al~tract--Codes which can correct  symmetric errors and detect all unidirectional errors have been shown 
to be useful in fault-tolerant applications. They provide protection against ransient, intermittent and 
permanent faults. Efficient codes have already been developed for this purpose. However, for most of these 
codes it is not possible to obtain a simple encoder and decoder. We have developed a systematic t-error 
correcting/all unidirectional error detecting code, which is comparable in redundancy tothe most efficient 
known systematic codes with the same capability. In addition, our code is easy to encode and decode. 
1. INTRODUCTION 
The usefulness of error detecting/correcting codes for fault-tolerant computer applications is 
well-established. In a VLSI environment it is important to use codes which can protect he system 
against not only permanent faults but transient and intermittent faults as well. Permanent faults 
can give rise to symmetric errors as well as unidirectional errors [1-4]. A symmetric error is defined 
as an error in which the 0--* 1 and 1 ~ 0 transitions are equi-probable in any data word. In the 
case of a unidirectional error while both 0 ~ 1 and 1 --. 0 transitions are possible, in any given data 
word all the transitions are of the same type. Transient and intermittent faults also give rise to 
symmetric and undirectional errors [1, 5, 6]. However, the above faults generally result in a small 
number of symmetric errors; but, the number of unidirectional errors can be quite large. 
A class of t-error correcting/all unidirectional error detecting (t-EC/AUED) codes have been 
developed to provide protection against both symmetric and unidirectional errors [5, 7-12]. These 
codes can correct up to t symmetric errors. However, if there are t + 1 or more errors present, all 
of them are assumed to be unidirectional. Such errors are detected but not corrected. In many 
applications it may be reasonable to assume that unidirectional errors, although large, do not occur 
in every bit of the data word. One could use a t-error correcting/d-unidirectional error detecting 
(t-EC/d-UED) code in such cases, where d > t [13]. 
The method generally used for deriving a systematic t-EC/AUED or t-EC/d-UED code is to 
add some check symbols to a t-error correcting (t-EC) code. The codes in Refs [7, 8, 11-13] use 
this technique. The most efficient known systematic t-EC/AUED codes have been presented in 
Refs [11, 12]. The method proposed for encoding and decoding these codes is based on the use 
of a ROM. The number of 1 s in the t-EC part of the codeword is first determined. This becomes 
the address to the ROM which stores the check symbols added to the t-EC code. However, this 
may not be the most efficient way of obtaining the check symbols. The codes which are relatively 
easier to encode and decode [5, 8] are not as efficient in terms of redundancy compared to 
above-mentioned codes in Refs [11, 12]. 
In this paper we present a systematic t-EC/AUED code which is comparable in redundancy to 
the most efficient systematic codes in Refs [11, 12]. Furthermore, the check symbols can be easily 
derived using an efficient combinational circuit. Thus, we avoid having to use a ROM to store the 
check symbols. Our code can be viewed as an extension of the code in Ref. [12]. 
The paper is organized as follows. In Section 2 we will discuss some previous results and 
notations. We will present the code-construction technique in Section 3 and the decoding algorithm 
in Section 4. In Section 5 we will discuss the encoder/decoder fo the code. We will compare the 
redundancy of our code with other codes in Section 6 and conclude in Section 7. 
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2. PREVIOUS RESULTS 
In this section we will establish some definitions and notations and briefly go through some 
previous results. 
Let X and Y be two binary n-tuples. The number of 1 ---, 0 crossovers from X to Y is denoted 
as N(X, Y). The Hamming distance D (X, Y) between X and Y is N(X, Y) + N(Y, X), in other 
words, the number of bits X and Y differ in. The minimum distance of a code C, denoted D(C), 
is the minimum Hamming distance between any pair of codewords. 
Example 1 
Let X = 00101, Y = 11100. Then N(X, Y)= 1, N(Y, X)= 2 and D(X, Y)= 3. 
The following theorems give the necessary and sufficient conditions for a code to be t-EC and 
t-EC/AUED, respectively. 
Theorem 1 [14] 
A code C can correct t symmetric errors if and only if D(C) >t 2t + 1. 
Theorem 2 [5] 
A code C can correct symmetric errors and detect (t + 1) or more unidirectional errors if and 
only if for any X, Y ~ C, N(X, Y) I> t + 1 and N(Y, X) 1> t + 1. 
Let C be a linear systematic (n, k) binary code with D(C) ~> 2t + 1. Here n denotes the length 
of the codeword and k the number of information bits in the information symbol. Then C~ denotes 
the set of all codewords of C with exactly i number of 1 s. 
Example 2 
Consider the (7,4) 1-EC Hamming code with D (C) = 3. It is easy to see that the codewords can 
belong to one of the following sets: Co, C3, C4 or (77. The sets CI, C2, C5 and (76 are null because 
they cannot satisfy the minimum Hamming distance requirement. 
We will make use of the following theorem later. 
Theorem 3 [12] 
Let X, Y e C. If X e Ci+j and Y ~ C~, then the following inequalities hold: 
(1) I f j  = 0 then 
N(X,Y) t>t+I and N(Y ,X)>I t+I .  
(2) If 1 ~<j ~< 2t, then 
N(X,Y)>~t+ [ - ( j+ l ) /2 ]  and N(Y,X)>~t-  [ _ ( j -1 ) /2 J .  
(3) If 2t + 1 ~<j, then 
N(X,Y)>I2t+l  and N(Y,X)>IO. 
3. CODE CONSTRUCTION TECHNIQUE 
In this section we will present he method for obtaining our t-EC/AUED code and prove its 
validity. 
3.4. Code Construction 
Let C be an (n, k) linear systematic t-EC code. We obtain our (n*, k) t-EC/AUED code C* from 
C by appending t + 1 check symbols to codewords from C. Let XEC.  It is encoded as 
XXt X2 . . . . .  Xt + i, where Xi, 1 ~< i ~< t + 1, are the t + 1 check symbols. Each of these check 
symbols increases the crossover between any two codewords by 1. Hence, the objective of adding 
these check symbols is to meet he necessary and sufficient conditions of Theorem 2. The procedure 
for constructing the code is given below. 
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Procedure 1 
(1) Let n be the number of bits in the t-EC code C, and rj the number of the bits 
in the check symbol ~ of any codeword belonging to C*. Then rj is given by 
rj= l-log2 n +t  +2- jq  
t+ l  
(2) For all X e Ci, 0 ~< i ~< n, and 1 ~<j ~< t + 1, 
~'(2rj -- 1) -- Li/(t + 1).J , if i mod (t + 1) < j ,  
X j=~(2r  j 1 ) -  Li/(t+l).J -1 ,  i f imod ( t+ l )>~j .  
[] 
Since in binary arithmetic (2rj -- I -- W) is the ls complement of w, the expressions for Xj in Step 
2 of Procedure 1 can be rewritten as, 
S I i / ( t+l)_ J ,  i f imod( t+ l )< j ,  Xj 
Li/(t+l)_J -1 ,  i f imod( t+ l )>~j .  
Here, l i/(t + l)J is assumed to be in the binary form, and Li/(t + 1).] denotes its bitwise 
complement. 
The check symbol assignments resulting from Procedure 1 for a t-EC/AUED code are shown 
in Table 1. Although the sets C~, C2 . . . . .  C2, are null, their assignments are also shown so that 
the underlying binary pattern assigned to the check symbols becomes clear. Furthermore, these 
assignments are required at the time of decoding an erroneous received word, as we will see later. 
Example 3 
Consider a (14, 10) I-EC Hamming code. From Procedure 1, since n = 14 and t = 1, 
14+ 1 +2-  1 _ 
r t= I-log2 1+1 ] =3,  
r2= [ -1og214+1+2-2  
1+1 q =3. 
To obtain a 1-EC/AUED code the assignment for XI and X: can be done as shown in Table 2. 
3B. Proof of Validity of the t-EC/A UED Code 
Let X* = XX1X~ . . . . .  X,+I and Y* = YYI Y2 . . . . .  Y,+I be two codewords in the t -EC/AUED 
code C*. For brevity, denote XI X: . . . . .  X, +1 as CH~ and Y~ Y2 . . . . .  Y, +1 as CHy. The following 
Lemma can be derived from Theorems 2 and 3. 
Table I. Check symbol assignment for a t-EC/AUED code 
Set X 1 X2 . .  X, X, + i 
C o 1 . . .111  1 . . .111  
C t 1 . . .110  1 . . .111  
C 2 1 . . .110  I . . .110  
C," I . . i 110  I . . .110  
Ct+ I 1 . . .110  1 . . .110  
C1+ 2 I . . .101  I . . .110  
C ,+ 3 I . . .101  1 . . .101  
C2~+l 1 . . i101  1 . . '101  
C2,+2 1 . . .101  1 . . .101  
C2r+~ I . , .  100 I . . .  101 
C2r+4 1 . . .  100 I . . .  100 
C3,+2 1 . . i  100 1 . . .  100 
C3,+3 1 . . .  100 1 . . .  100 
C3,+4 I . . .011  1 . . .  100 
C3,+5 I . . .011  1 . . .011  
" 1 . . .111  1 . . .111  
.-  1 . . .111  1 . . .111  
" 1 . . .111  I . . .111  
- .  1 110 1..  I l l  
• . I . . .110  I . . .110  
• - 1 . . .110  I . . .110  
• " I . . .110  1 . . .110  
: : i 
• . l 101 1. . .110 
. .  1 . . .101  I . . .101  
" 1 . . .101  I . . .101  
• " 1 . . .101  I . . .101  
• . i..1100 1..'101 
" I . . .100  1 . . .100  
" 1 . . .100  I . . .100  
" 1 . . .100  I . . .100  
: ! : 
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Table 2. Check symbol assignment 
the I-EC/AUED code 
Set X I X 2 
C O 111 I l l  
Ct 110 I11 
C 2 110 110 
C 3 101 II0 
(?4 101 101 
C 5 100 101 
C 6 100 100 
C 7 011 100 
C s 011 011 
C 9 010 011 
Ci0 010 010 
Cll 001 010 
Ct2 001 001 
Ci3 000 001 
C~4 000 000 
for 
Lemma 1 
Let C be a t-EC code with D(C) = 2t + 1. Consider two codewords X E C~+j and Y e Ci from 
C. To obtain the corresponding t-EC/AUED codewords in C*, CHx and CHr must satisfy the 
following conditions: 
(a) I f j  = 0, no restriction on either CHx or CHy. 
(b) I f j  t> 2t + 1, then N(CHr, CHx) >1 t + 1. 
(c) If 1 ~<j ~< 2t, then N(CHr, cnx) >1 L(J + 1)/2] . 
Proof. The three cases are dealt with separately below. 
(a) When j = 0, from Theorem 3, N(X, Y) I> t + 1 and N(Y, X) >/t + 1. Thus the 
condition in Theorem 2 is satisfied. 
(b) When j /> 2t + 1, from Theorem 3, N(X, Y) i> 2t + 1 and N(Y, X) >t O. Thus 
N(Y, X) = 0 is possible. Therefore we need N(CHr, CHx) >/t + 1 in order to 
meet the condition in Theorem 2. 
(c) When l~<j~<2t, from Theorem 3, N(X,Y)>It+ r(J+l)/2-] and 
N(Y,X)>~ t -  I ( j -1 ) /2 / .  Therefore there is no need to add any 1--*0 
crossovers from CHx to CHr. However, to satisfy the condition in Theorem 2, 
N(CHr, CHx)>~(t+I ) - ( t -  L( J -1 ) /2 ] )= [_( j+1) /2]  . 
[] 
Theorem 4 
The code obtained by Procedure 1 is t-EC/AUED. 
Proof. Let X ~ Ci+j and Y ~ Ci be two codewords in the t-EC code C. I f j  = 0, CHx = CHr from 
Procedure 1. From Lemma 1, no restriction is needed on CHx or CHr in this case. I f j  ~< t + 1, 
then from Procedure 1, N(CHy, CHx) =j. This is because N(Yk, Xk) = 1, 1 <~ k <~ j. Therefore the 
condition in Lemma 1 is satisfied. When j > t + 1, from Procedure 1, N(CHr, CHx) >/t + 1. This 
is because N(Yk, Xk) i> 1, 1 ~< k ~< t + 1. Thus, again the condition in Lemma 1 is satisfied. 
[] 
4. DECODING ALGORITHM 
In this section we will present he decoding algorithm, give some examples and establish the 
validity of the algorithm. 
Let the actual and the corrupted received words be XXtX2 . . . . .  Xt+l and X'X~ . . . . .  X~+i, 
respectively. From X' obtain X'(, X~ . . . . .  X','+ 1 using Procedure 1. The decoding algorithm given 
in Procedure 2 below is similar to the one given in Ref. [12]. 
Procedure 2 
(1) Compute the syndrome So of X'. 
(2) For i from 1 to t + 1 compute 
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Si = (X ;  EX-OR X;'). 
Here EX-OR implies bit-by-bit EX-OR operation. 
(3) If So = S~ . . . . .  G+, = (00. . .  00) then indicate "no error"; stop. 
(4) If Si # (00 . . .  00), for all i, 1 ~< i ~< t + 1, then indicate "error"; stop. 
(5) If there is at least one G = (00. . .  00), 1 ~ i ~< t + 1, then obtain X from X' by 
using an appropriate t-error correcting procedure for C. 
(6) Get X~, 1 ~< i ~< t + 1, from X using Procedure 1. 
Example 4 
Consider the (6,3) 1-EC Hamming code C constructed from the parity check matrix [ 10,0 
H= 0 1 0 1 • 
1 1 0 0 
X = 001011 • C, in which the first three bits are the information bits and the last three are 
checkbits. From Procedure 1, the corresponding X* = XXI)(2 • C* is (001011, 01, 10). 
Let a corrupted version of X* be X'X~X~ = (011011,01,10). We first construct X'j' and X~' from 
X'. We get X'( = 01, X2' = 01. The syndrome for X' is So = 101. Furthermore, S~ = 00 and $2 = 11. 
From Procedure 2, this error is correctable. After the error is corrected we obtain X = 001011. 
From Procedure 1, )(1 = 01 and X2 = 10. Therefore, the correct codeword (001011, 01, 10) is 
obtained. 
Example 5 
Consider the 1-EC code of Example 4 again. Let the actual codeword in C* be (001011, 01, 10) 
as before. Let a unidirectional error change this codeword to X" X'~X'2 = (111011, 11, 10). Then 
from Procedure 1, X'[ = 00 and X~' = 01. The syndrome of X' is So = 011. Also, S1 = 11 and $2 = I 1. 
Thus, from Step 4 of Procedure 1, the error is uncorrectable and only an error indication can be 
given. 
To prove the validity of the decoding algorithm we will use the following theorems, which have 
been proved in Ref. [12]. These theorems are also applicable to our code. 
Theorem 5 
If no more than t symmetric errors occur in the received word X' X~ . . . . .  X~+ ~, then there exists 
at least one i such that X[ = X;, 1 ~<i ~< t + 1. 
Theorem 6 
If unidirectional errors occur in the received word X' X'~ . . . . .  X;+ ~ and more than t of them 
occur in X', then X[ ¢: X; for every i, 1 ~< i ~< t + 1. 
Theorem 7 
If more than t unidirectional errors occur in the received word X'X~ . . . .  , X;+ l, but t or fewer 
of them occur in X', then there exists at least one Si ¢: (00. . .  00), 1 ~< i ~< t + 1. 
The validity of our decoding algorithm should be evident from these theorems. 
5. ENCODING/DECODING OF THE CODE 
In this section we will discuss encoders for our t-EC/AUED code. The most practical code in 
terms of the protection provided and redundancy is the 1-EC/AUED code. Therefore, we will 
discuss the encoding/decoding of this code first. 
Let us first consider the design of the encoder. Obtaining the (n, k) t-EC code from the k 
information bits is quite straightforward. Design of the hardware for doing this can be found in 
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any coding theory book [l 5]. Therefore, from now on we will concentrate on generating the che 
symbols Xt, X2 . . . . .  X,+t from the t-EC codeword X. 
When t = 1, from Procedure 1, we know that 
n+2_  
r, = r log  ) = r log (,, + 2) q - l, 
Also, for j = l, 2 
, n+l  
r 2 = r[og2---~---] = [log2(n + l)]  - -  l. 
f(2rJ - 1) - L i /2 J ,  if i rood 2 <j,  
='¢((2rJ 1 ) -  Li/2J - 1, if i rood 2 >~j. 
Here i denotes the number of l s (one-count) in the 1-EC codeword X. Since X has n bits, t 
binary representation f i will require ['logz(n + 1)] bits. Let [log2(n + 1)] --m. Then we e 
denote the output of the one-count generator as (b~, b,~_ ~, . . . ,  bz, bt). The one-count generat 
can be implemented in a modular fashion by using a tree of full and half adders [16]. Note tl~ 
m=r2+l .  
The only case in which rt # r2 is when n = 2 p - 1 for any integer p. This is a special case whi 
we will consider later. For the time being, let us assume that r, = r2. 
For computing Xj we need to compute [ i /2J and (i rood 2). We know that (i rood 2) is sire[ 
the least significant bit (LSB) of i, and [_i/2 J is given by the remaining most significant bi 
Therefore, we can deduce the following: 
X~=(~m, 6,,_] . . . . .  /~3,~2), i fb~=0,  
= (B,,, ~_ , , . . . , / ;3 , /92) -  1, if bl = 1. 
Similarly, 
An encoder for the 1-EC/AUED code based on the above arguments i shown in Fig. 1. T 
subtractor subtracts 1 from (G~, G,,_ l,...,/93,/92)- When bj = 0, XI gets (/gin,/9,,-~ . . . . .  /93, i
directly from the one-count generator• Otherwise, when bj = 1, X] gets (B,,, G~,_ f,..,/93,/92) - 
from the subtractor. The simplest design of the subtractor would be the ripple-borrow design 
which every stage is a half-subtractor and logic 1 is fed as the borrow to the least significant stal 
Of course, faster designs of the subtractor are also possible. Therefore, it is very easy to enco 
a 1-EC codeword into a 1-EC/AUED codeword. 
Now let us consider the special case when n = 2 p - 1 for some integer p. It is easy to check t~ 
rt = r2 + 1 for this case• Since r2 + 1 --- m, r] = m. Therefore, to compute X~ we need one extra 
The only difference in this case is that we will need a 2-input m-bit multiplexor and an m-] 
I -  EC 
codeword n_7~"  
b m 
One-count bm-1 
Generotor 
b2 
b~ 
i ! i 
i 
e -  (m-1) -b i t  
~-- subtractor 
i 
Logic I 
m m  
b1=O 
2 input 
(m- 1]-bit 
MUX 
b i=I  
X2 
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Table 3. 1-EC/AUED codes 
n * Proposed 
k n [11] n* Diff. 
9 13 19 19 0 
10 14 20 20 0 
II 15 21 22 1 
20 25 33 33 0 
21 26 34 34 0 
22 27 35 35 0 
23 28 36 36 0 
24 29 37 37 0 
25 30 38 38 0 
26 31 39 40 1 
52 58 68 68 0 
53 59 69 69 0 
54 60 70 70 0 
55 61 71 71 0 
56 62 72 72 0 
57 63 73 74 1 
112 119 131 131 0 
113 120 132 132 0 
114 121 133 133 0 
115 122 134 134 0 
116 123 135 135 0 
117 124 136 136 0 
Table 4. 2-EC/AUED codes 
n * n * Proposed 
k n [11] [12] n* Diff. I Diff. 2 
8 14 22 23 23 I 0 
9 17 27 26 26 - I  0 
IO 19 29 28 28 - I  0 
II 20 29 29 29 0 0 
12 21 32 30 30 -2  0 
22 31 42 43 43 l 0 
26 36 49 48 48 --1 0 
51 63 77 78 78 1 0 
52 64 80 79 79 - 1 0 
53 65 81 80 80 -1  0 
112 126 143 144 144 1 0 
113 127 144 145 145 1 0 
subtractor. The MSB of the first input of the multiplexor should be always at logic 1. Similarly 
the MSB of the input to the subtractor should be always held at logic 1. 
Up till now we have only discussed encoding of the 1-EC/AUED code. However, structures 
similar to the simple encoder given in Fig. 1 can be used whenever t = 2 q - -  1 where q is any integer. 
For example, when q = 2 and t -- 3, the least significant bits b2 and b~ from the one-count generator 
become the select lines to the multiplexors. Only one subtractor would be required as before. 
Interested readers can verify that, in all, three multiplexors will be required for respectively 
generating X~, X2 and X3. X4 can be generated directly without the need of a multiplexor. 
In general, let t ~: 2 q - -  1 for any integer q. Then we would need to feed the output of the 
one-count generator to a divider circuit in order to obtain L.i/(t + 1)j as the result and [i mod 
(t + 1)] as the remainder. In addition we will require one subtractor and t multiplexors as before. 
Since t is usually small, the divisor (t + 1) would only require a few bits in its binary representation. 
Thus, the divider should be fairly easy to implement. 
The decoder for our t-EC/AUED code can also be similarly obtained based on Procedure 2. Let 
the received word be X" X~ X~, . . . ,  X;+I. X'~', X~' . . . . .  X'/+ ~, can be generated from X' using 
hardware similar to that used for the encoder. The syndromes S;, 0 ~< i ~< t + 1, can be generated 
using parity circuits. The error indication circuitry is straightforward to design. When needed, the 
syndrome So can be used to obtain the correct X. Then X~, X2, • •. ,  X, + ~ can be generated as before. 
It is clear that we do not need a ROM for encoding and decoding purposes for our t -EC/AUED 
code, whereas codes of comparable redundancy given in Refs [11, 12] require ROMs. Furthermore, 
our encoder/decoder design is simple, modular and easy to implement. 
6. COMPARISONS WITH OTHER CODES 
In this section we will compare our code with those given in Refs [11, 12]. These codes are 
the best known systematic t-EC/AUED codes from the point of view of redundancy. However, 
they are not easily encodable/decodable. The t-EC/AUED codes which are relatively easier to 
encode/decode [5, 8] are, however, much inferior to the codes in Refs [11, 12] in terms of 
redundancy. Our code has the dual advantage of being easily encodable/decodable and having 
redundancy comparable to the best known codes in Refs [11, 12]. 
In Table 3 we compare our code with the code in Ref. [11] when t = 1. The code by Tao et al. 
[12] has the same redundancy as the code by Nikolos et al. [11] for nearly all the values ofk. Hence, 
we have not compared our code against the code in Ref. [12]. In the following table Diff. denotes 
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Table 5. 3-EC/AUED codes 
n* n* Proposed Table 6. t-EUC/AUED (t > 3) codes 
k n [11] [12] n* Diff. I Diff.: 
8 19 31 30 31 0 1 n * Proposed 
t k n [11] n* Diff. 9 20 31 32 32 1 0 
11 22 33 34 34 1 0 4 39 63 83 83 0 
12 23 36 35 35 -1 0 5 36 63 86 87 1 
16 30 43 42 44 1 2 4 99 127 152 152 0 
23 39 55 55 55 0 0 5 92 127 156 157 I 
27 43 60 59 59 - 1 0 6 85 127 160 162 2 
32 49 66 65 65 -1 0 4 223 255 285 285 0 
46 63 80 79 82 2 3 5 215 255 290 291 1 
64 85 106 105 105 -1 0 6 207 255 295 297 2 
106 127 148 147 150 2 3 7 199 255 300 302 2 
the difference in the number of bits between our code and the code in Ref. [11]. For our code the 
number of bits n* can be calculated quite easily using the following formula: 
,+1 (n + i'] 
n*=n+i=tE  V l °g2 \ t - -~ j - ]  • 
It is clear that for nearly all cases our code has the same redundancy as that of the code in 
Ref. [11]. The only case when our code requires one more bit is when n = 2 p -  1 for some 
integer p. 
In Table 4 we compare our code with the codes in Refs [11, 12]. Diff.l and Diff. z respectively 
denote the difference in the number of bits required for our code and the code in Refs [11, 12]. 
From Table 4 we can see that our code compares well with the other two codes. In Table 5 we give 
comparisons for the 3-EC/AUED codes. Again our code is comparable to both the codes. 
Finally we compare our code with the code in Ref. [11] when t > 3. A table for t > 3 is not given 
in Ref. [12]. So we are unable to make comparisons with that code. 
For t > 3 our code is slightly inferior to the code in Ref. [11] in some cases. However, for the 
codes considered in Table 6, the code in Ref. [11] is about 10-19 bits less redundant than the easily 
encodable/decodable code by Bose and Pradhan [8]. Therefore, our code is also much less 
redundant compared to the code in Ref. [8], and yet it is also easily encodable/decodable. 
7. CONCLUSION 
A new method for obtaining systematic symmetric error correcting/unidirectional error detecting 
codes was presented in this paper. Such codes provide protection against permanent, ransient and 
intermittent faults. Many such codes have been presented in the literature. However, the previous 
codes can generally be put into two categories--in the first category are those codes which are easy 
to encode/decode but not that efficient, and in the second category are those codes which are very 
efficient but not easy to encode or decode. The latter require a ROM or a large PLA to store the 
check symbols. In our code we have been able to combine both efficiency and ease of 
encoding/decoding. These codes should find applications in the area of fault-tolerant computer 
design. 
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